Site Overlay


This chip is similar to the , but it also includes XRAM support and supports the higher dot clocks of the The and have a 64bit memory bus and thus transfer 8 bytes every clock thus hence the 8 , while the other HiQV chipsets are 32bit and transfer 4 bytes per clock cycle hence the 4. When the size of the mode used is less than the panel size, the default behaviour of the server is to stretch the mode in an attempt to fill the screen. If you see such display corruption, and you have this warning, your choices are to reduce the refresh rate, colour depth or resolution, or increase the speed of the memory clock with the the ” SetMClk ” option described above. Further to this some of the XAA acceleration requires that the display pitch is a multiple of 64 pixels. With the chips and later or the , the default is to use the programmable clock for all clocks. The first two are usually loaded with

Uploader: Meztijas
Date Added: 11 May 2007
File Size: 46.41 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 37490
Price: Free* [*Free Regsitration Required]

Chips and Technologies 65555 Free Driver Download

Dual-head display has two effects on the modelines. In general the LCD panel clock should be set independently of the modelines supplied. Note that all of the chips except the rev A are 3. This option forces the LCD panel size to be overridden by the modeline display sizes.


Many LCD displays are incapable of using a 24bpp mode. You have been warned! A similar level of acceleration to the is included for this driver.

Legal values are 2 to inclusive.

Chips and Technologies Free Driver Download for Windows XP () –

If this option is removed form xorg. Similar to the but also incorporates “PanelLink” drivers. This option sets the technolgoies and stretching to the BIOS default values.

It also includes a fully programmable dot clock and supports all types of flat panels. Try deleting theses options from xorg. This chip is basically identical to the This option will override the detected amount of video memory, and pretend the given amount of memory is present on the card.

Hi-Color and True-Color modes are implemented in the znd.

Chips and Technologies

For LCD screens, the lowest clock that gives acceptable contrast and flicker is usually the best one. We recommend that you try and pick a mode that is similar to a standard VESA mode. A basic architecture, the WinGine architecture which is a modification on this basic architecture and a completely new HiQV architecture.

It often uses external DAC’s and programmable clock chips to supply additional functionally. Disabling hidden DRAM refresh may also help. This might cause troubles with some applications, and so this option allows the colour transparency key to be set to some other value.

Asiliant Technologies company and contact information

This option allows the ad to force the server the reprogram the flat panel clock independently of the modeline with HiQV chipset. Using an 8bpp, the colour will then be displayed incorrectly. The Xserver assumes that the framebuffer, if used, will be at the top of video ram.


Option “NoAccel” This option will disable the use of any accelerated functions. However some video tschnologies, particularly EDO, might not be fast enough to handle this, resulting in drawing errors on the screen.

Note that for the this is required as the base address can’t be correctly probed. One the overall maximum, and another due to the available memory bandwidth of the chip.

Some users prefer to use clocks that are defined by their BIOS.

However there are many differences at a register level. For this reason it is recommended to use one of the programs that automatically generate xorg.

So this limit will be either 56MHz or 68MHz for the xx chipsets, depending on what voltage they are driven with, or 80MHz for the WinGine machines. Work is underway to fix this. Firstly, the memory requirements of both heads must fit in the available memory.